Applicant(s)/Patent Under Reexamination 09/899,763 MEYER, STEVEN J. Notice of References Cited Art Unit Examiner Page 1 of 1

Application/Control No.

Luke Osborne 2123

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,535,223 A	07-1996	Horstmann et al.	714/744
	В	US-6,339,836 B1	01-2002	Eisenhofer et al.	716/5
	С	US-6,560,572 B1	05-2003	Balaram et al.	703/22
	D	US-			
	Е	US-		·	
	F	US-			*
	G	US-			
	H	US-		-	
	_	US-			
	J	US-			i i
	Κ	US-			
	L	US-			
	Δ	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R	. :				
	s					
	Т				•	

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	Steve Meyer "Verilog Plus C Language Modeling with PLI 2.0: The Next Generation Simulation Language" Verilog HDL Conference and VHDL International Users Forum, 1998. IVC/VIUF. Proceedings.,16-19 March 1998 Page(s):98 - 105
	٧	Force, C.; Austin, T., "Testing the design: the evolution of test simulation" Test Conference, 18-23 Oct. 1998 Page(s):612 - 621
	w	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYYY format are publication dates. Classifications may be US or foreign.